Using A Chip as a Simulation Engine

ABSTRACT

The chip is placed in self simulation mode. When the trace logic does not have any more data to output it changes the state of the advance signal. The clock generator detects this state change and issues one gated clock to the functional logic. This creates a new CPU state and causes the change signal to toggle, and the trace logic notes the state change in the signal. It then exports the internal state presented to it. Once it completes the export, it changes the state of advance and the process begins anew.

BACKGROUND OF THE INVENTION

During applications code development, the development team traverses arepetitive development cycle shown below hundreds if not thousands oftimes:

-   -   1. Building code—compile and link a version of applications code    -   2. Loading code—loading the code into real hardware system or a        software model    -   3. Debugging/Profiling code—chasing correctness or performance        problems    -   4. Making changes—making source code edits, or changing the        linker directives

The load and change portions of this cycle are generally viewed asnon-productive time, as one is either waiting for code to download fromthe host to the target system or looking through files that need changesand making changes with a text editor.

Any trip through the loop can either introduce or eliminate bugs. Whenbugs are introduced, the development context changes to debug. Whensufficient bugs are eliminated, the development context may change toprofiling. There are obviously different classes of debug and profiling,some more advanced than others. Profiling can involve code performance,code size and power. The developer bounces between the concentric ringsof the development context, as the applications code developmentproceeds.

Special emphasis must be placed on getting to the developer the systemcontrol, data transfers, or instrumentation applicable to the currentdebug or profiling context. This requires packaging the system controland instrumentation in readily accessible systems solutions form, wheredevelopers can easily access tools with capabilities targeting specificdevelopment problems. The presentation of capabilities must expose thecomplete capability of the toolset while making the selection of rightcapability for the task at hand straightforward.

The need for emulation has significantly increased with the introductionof cache based architectures. This increased need primarily arises fromthe fact that on flat memory model architectures such as the TexasInstruments C620x devices, the performance that can be expected fromrunning on the target could be accurately modeled with a simulator. Theactual system performance with interrupts and Direct Memory Access (DMA)was within 10-15% of the simulated performance. This margin wasreasonable for most applications of interest.

With the introduction of cache based architectures and the inability tomodel cache events and their impact on system performance accurately,today's developers find simulated performance to be anywhere from50-100% away from the actual target performance. This inaccuracy resultsin a loss of confidence about the capabilities of the device and leadsto fictitious performance de-rating factors between cache and flatmemory performance. While some of the discrepancy between simulated andactual performance is due to inadequate modeling of the cache, therestill exists a fundamental problem in modeling system relatedinteractions such as interrupts or DMA accurately. Hence simulatorstypically have tended to play catch up with the target in modeling thesystem accurately. The period over which the simulator for a giventarget matures is unfortunately the same time that a developer isattempting to get to market.

Visibility into what the target is doing is key to extractingperformance on cache-based architectures. The way to get this visibilityfor profiling system performance is through emulation. Visibility isalso key for those writing behavioral simulators to countercheck thebehavior of the target against what is expected. It is key to softwaredevelopers in helping to reduce cache related stalls that impactperformance. Visibility on the target is invaluable for system debug anddevelopment of applications in a timely manner. The absence ofvisibility leaves software developers with little else but to speculateabout the probable reasons for loss of performance. The inability toknow what is going on in the system leads to a trial and error approachto performance improvement that is gained by optimal code and dataplacement in memory. The lack of proper tools that allow for cachevisualization precludes one from answering the question “Is this themost optimal software implementation for this target?” The ability toknow if a given software module ever missed real-time in an actualsystem is of utmost importance to system developers who are bringing upcomplex systems. Such questions can be only accurately answered by theconstant and non-intrusive monitoring of the actual system that advancedemulation offers.

Visibility is key in aiding complex system debug. Debugging memorycorruption and being able to halt the CPU when such a corruption isdetected is of primary importance, as memory exceptions are notcurrently supported on Texas Instruments C6x targets. In addition on theC6x Digital Signal Processor (DSP) data memory corruption can alsoresult in program memory corruption causing the CPU execution to crash,as program and data share a unified memory. There is therefore a need toaccurately trace the source code that is causing this maliciousbehavior. The ability to monitor Direct Memory Access (DMA) events,their submissions and completions relative to the CPU will provideadditional dimensions to the programmer to tune the size of the datasets the algorithm is working on for more optimal performance. Theability to catch and warn users about spurious CPU writes or DMA writesto memory can prove to be invaluable in cutting down the software debugtime. Advanced emulation features once again hold the key to all thesecritical capabilities. The need for good visibility only gets moreserious with the introduction of multiple CPU cores moving forward. Theneed to know which CPU currently has access to a shared common dataresource will be a question of prime importance in such scenarios. Thedetection and warning of possible memory incoherence is another criticalcapability that emulation can offer.

The new emulation features will provide enhanced debug and profilingcapabilities that allow users to have better visibility into system andmemory behavior. Further, several usability issues are addressed.

The aim is to make new debug and profiling capabilities available andfix problems encountered in previous implementations:

-   -   Stall cycle profiling to identify parts of the user application        that requires code optimization.    -   Event profiling to analyze system and memory behavior which in        turns allows to choose effective optimization methods.    -   Cache viewer and coherence analysis to debug cache coherence        problems.    -   Software Pipelined Loop instruction (SPLOOP) Debug.    -   Support for Memory protection and security    -   Reduce Real-time Data Exchange intrusiveness.    -   Richer set of Advanced Event Triggering events.

SUMMARY OF THE INVENTION

A device can be used as a self simulation platform. The lack of cycleaccurate simulators makes the use of the actual chip an attractivecandidate for a self simulation engine. Trace is used to output theinternal machine state of interest. The trace is recorded by a tracereceiver that controls the pace of trace generation with a pacingsignal. The pacing signal causes the next trace output to be supplied.Once the pacing signal allows the output of the last trace sample fromstate n, the chip clock generator is signaled to create state n+1.

BRIEF DESCRIPTION OF THE DRAWINGS

These and other aspects of this invention are illustrated in thedrawings, in which:

FIG. 1 shows compression of trace words;

FIG. 2 shows compression of trace packets;

FIG. 3 demonstrates data extraction;

FIG. 4 shows clock source selection;

FIG. 5 shows input delay lines;

FIG. 6 illustrates dual channel operation for skew adjustments;

FIG. 7 shows the digital delay lines;

FIG. 8 shows the delay line control signals;

FIG. 9 demonstrates delay line cross coupling;

FIG. 10 illustrates tap measurement with a split delay line;

FIG. 11 shows a multi input recording interface;

FIG. 12 shows an alternate implementation of a multi input recordinginterface;

FIG. 13 shows chip and trace unit interconnections;

FIG. 14 shows clock insertion delay cancellation;

FIG. 15 is a block diagram showing scaled time simulation;

FIG. 16 is a distributed width trace receiver;

FIG. 17 is a flow diagram of a distributed depth trace receiver;

FIG. 18 shows message insertion into the trace stream;

FIG. 19 is a block diagram of a last stall standing implementation; and

FIG. 20 shows an example of a self simulation architecture.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

Trace data is stored in trace memory as it is recorded. At times, thetrace data may be repetitive for extended periods of time. Certainsequences may also be repetitive. This presents an opportunity torepresent the trace data in a compressed format. This condition canarise when certain types of trace data are generated e.g., trace timingdata is generated when program counter (PC) and data trace is turned offand timing remains on.

The trace recording format accommodates compression of consecutive tracewords. When at least two consecutive trace words are the same value, thewords 2 through n are replaced with a command and count thatcommunicates how many times the word was repeated. The maximum storagefor a burst of 2 through n words is two words as shown in FIG. 1, whereword 101 does not repeat, words 102, 103, 104 and 105 are identical andthen words 106 and 107 are identical. This sequence compresses asfollows—word 108 is the same as word 101, word 109 has the value of word102, and word 110 contains a 3 as the repetition factor for word 109.Similarly, words 106 and 107 are identical, and are encoded as word 111containing the value of word 106 while word 112 contains the repetitionfactor of 1.

This concept may be extended to data of any width before it is packedinto words. In this case packets or packet patterns (sequences) may berecorded in compressed form. It is not necessary for the packets orpatterns to be word aligned. This is shown in FIG. 2, where packet 201does not repeat, packets 202, 203, 204 and 205 are identical and thenpackets 206 and 207 are identical. This sequence compresses asfollows—packet 208 is the same as packet 201, packet 209 has the valueof packet 202, and packet 210 contains a 3 as the repetition factor forpacket 209. Similarly, packets 206 and 207 are identical, and areencoded as packet 211 containing the value of packet 206 while packet212 contains the repetition factor of 1. Data recording of single endedsignals may use two out of phase clocks to extract the data tosubstantially lessen the effects of duty cycle distortion. Using of twoout of phase clocks makes the data extraction logic considerably moretolerant of the input duty cycle distortion induced by any component(on-chip or off chip) before the data is extracted from the transmissionat the receiver.

The use of two clocks, hereafter called BE_BP mode (both edges, bothphases), deals with the duty cycle distortion created by circuitrybetween the transmitter and receiver. If certain factors distort thewaveform, the duty cycle could be as poor as 80/20% by the time the datareaches the capture circuit.

Data from both a positive edge sample and negative edge sample are usedto derive the data bit value stored in a circular buffer in BE_BP mode.The primary and secondary clocks capture two copies of the data. Asample is taken with the positive edge of one clock and the negativeedge of the other clock during each bit period. These two captured datavalues are combined to create the data bit value (along with the datavalue captured by the previous negative edge). The captured data isclocked into the circular buffer based on the clock edges sampling thedata.

BE_BP delivers better bandwidth by utilizing the fact that signalsswitching in the same direction will have similar distortioncharacteristics. This is best understood by following an example.Beginning with a data bit that is a zero for multiple bit periods, thedata moves to a one. Assuming there is distortion in the duty cycle, therising edge of the data input has similar characteristics to the risingedge of the clock moving high at the bit period where the data bit movesto a one. Since the bit is a zero previously, the data sampled by theclock that is rising used to define the next data bit. Once the data bitis a high, the falling edge of the clock moving low at the bit periodwhere the data bit moves to a zero is used to determine the bit value.The data extraction algorithm is defined by the following equation:

-   -   if (last bit ==0) {data=data sampled by next rising edge clock;}        -   else {data=data sampled by next falling edge clock;}

When a bit is sampled as a one by the positive and negative edges of theclock, the data is assumed to be a one. If the data sampled by thepositive edge indicates a one while data sampled by the negative edgeindicates a zero, the bit timing is close or the waveform is distorted.In this case the data sampled by the previous bit's negative edge ischecked. If this data was captured as a zero, the data for this bit isdeclared a one because the data bit must be transitioning from a zero toa one. The converse is also true.

Looking at FIG. 3, one can see how data extraction works. As theequation above shows, data extraction is based on the last data bitextracted at 306 (DATA), data in 303 (DIN), and two clocks that are outof phase with each other 301 and 302 (CLK1 and CLK0). The data sampledby each edge of CLK1 is shown at 304 (SMP1) while the data sampled byeach edge of CLK0 is shown as 305 (SMP0). Looking at points 307 (A) and308 (B), the SMP0 value is used for data as the prior data value is azero moving to a one at A while the SMP0 value is used for data as theprior value is a one moving to a zero at B. Note that the duty cycledistortion causes erroneous data values sampled by CLK1 (SMP1) at pointsA and B.

A single trace receiver may be used to record trace data from multipletrace transmitters. It may also be used to accept trace data from acascaded trace unit, receiving data from another unit. In the exampleshown in FIG. 4, each input 401 may be used as either clock 403 or data405, as selected by logic blocks 402 and 404. This allows any of theinputs to be assigned as a clock and all other inputs as data, or otherchannels. The trace channels that supply clock(s) and data may supplychannels that are skewed. At times there is a need to de-skew clockswhen multiple clocks are used. There is also a need to de-skew datainputs to a clock. As shown in FIG. 5, delay lines 501 are added withinthe trace receiver of FIG. 4 to provide for alignment of clocks to eachother and clocks to data. Skew between data bits and data and clock maydrift over time and can change with temperature.

This skew may be adjusted in a dynamic manner by using two dataextraction circuits to accomplish dynamic recalibration. Two separatedata paths are created from the same inputs. Both paths are initiallycalibrated (de-skewed). One circuit is used as the data path afterinitial calibration. The second circuit is operated in parallel with thefirst circuit. The skew of the second circuit is adjusted while thechannel operates by comparing the data extracted by the two extractioncircuits. Once the second circuit is calibrated, its function is changedto the data path with the data path circuit being changed to thecalibration path. This process continues at a slow rate as the drift isslow.

Adaptive calibration of input sampling may be implemented to increasethe robustness of the system. At very high data rates, the very smallsampling windows may drift because of temperature over long periods oftime. Adaptive calibration provides a mechanism to identify approachingmarginal setup and hold time situations for the capture circuit creatingthe data sent to trace channels. Two copies of the data capture logicare used to create a collection and calibration copy of incoming databits. By capturing the data with the same clocks and data sourced fromdifferent delay lines, it is possible to measure whether adequate datasetup and hold time margins are being maintained. This is accomplishedby alternately moving the delay of the calibration delay line before andafter the delay setting of collection delay line. The data valuescaptured by the collection and calibration circuits are compared formismatches when the collection data is passed to the channels.

If a mismatch occurs, the setup-time or hold-time margin of thecollection data capture is identified. The calibration delay line isadjusted until data comparison errors or detected or the calibrationdelay line adjustment has reached its extreme. Since the delay lines canbe calibrated so that the delay of each tap is known, and thermal driftis measured using an extra delay line, the trace software can adjust thecollection delay setting to optimize the sampling point of thecollection capture circuit.

The collection and calibration data streams are compared. The failuresare recorded separately for collection data a one and calibration data azero. A more complete representation of the skew characteristics isprovided with this approach. The application software makes adjustmentsin the collection skew delay when it determines the collection samplingpoint can be moved to provide more margin.

In the example shown in FIG. 6, there are two separate data paths 601and 602 (A and B). During operation, the skew between data bits maychange because of thermal changes. Both Path A and B are calibrated whenthe channel is activated. When the channel operates, either Path A orPath B is selected to generate channel data 603. The path not selectedprocesses the same inputs as the path selected. Since the channel isoperating, the data pattern is not known. The data extracted from thetwo channels is compared in block 604 as the delays are adjusted on thepath not selected. The optimum sampling points are found for this path.This calibration may take a long time, maybe as much as several minutes.Checks that assure data with ones and zeroes has been passed through thechannel are used to assure the path is properly exercised throughcalibration. Once calibration of the path not selected has beencompleted, the roles of the two paths are reversed, with the pathsupplying data to the channel turned into the calibration path at thesame time the calibration path is changed to the data source for thechannel.

In order to implement the calibration algorithms, a very long digitalvariable delay line is required, with minimal distortion. FIG. 7 showsan implementation of such a delay line.

The delay line has two inputs, normal 701 (PIN_in) and calibration 702(Calibrate)) as shown in FIG. 7. Either input or neither input may beselected. When neither input is selected, the delay line may be flushedwith a level.

The calibration input is used to configure the delay line as a ringoscillator while the PIN_in is the signal that is normally delayed.Signal 703 (PIN_out) is the delay line output.

Two delay elements are shown, one designated as 704 (odd) and anotherdesignated as 705 (even). The odd element is controlled by signal 706(MORE_O) and 708 (LESS_O) control inputs while the even element iscontrolled by the 707 (MORE_E) and 709 (LESS_E) control inputs. Thesymmetry of the circuit and input connectivity of the cascaded elementsprovides extremely low distortion for delays as long as 10 nanoseconds.

The skew delay is initialized to the minimum when the input is disabledvia the MODE codes associated with the input. As shown in FIG. 8, thedelay is increased with the MORE DELAY command 801, and decreased withthe LESS DELAY command 802. As shown in FIG. 8, these commands generateMORE_E or MORE_O depending on the last ring control command issued asshown in Table 1. Enable signal 803 enables or disables the controlcircuit, while Reset signal 804 initializes the delay line settings.TABLE 1 Command Last Update Current Update MORE MORE_E MORE_O MOREMORE_O MORE_E MORE LESS_E MORE_E MORE LESS_O MORE_O LESS LESS_E LESS_OLESS LESS_O LESS_E LESS MORE_E LESS_E LESS MORE_O LESS_O

The number of delay elements included in the delay line is controlled bya master slave like shift register mechanism built into the delayelement. The Control State of each element is stored locally in an R-Slatch. Adjacent cells (even and odd) have different clocks updatingthese cells. This means the control state latches can be used like thefront and back ends of a Master Slave FF. When the cells are connectedtogether they form a left/right shift register. The MORE_O and MORE_Esignals are generated by control logic external to the delay line. Thesesignals cause the shift register to shift right one bit. Only half thecells are updated at any one time. A cell that was last updated with aright shift will contain the last one when the shift register structureis viewed from left to right. When the opposite set of cells is updated,a one is moved into the cell to the right of the cell that previouslyheld the last one. This process continues as MORE_E and MORE_O arealternately generated. The circuit looks like a shift register thatshifts right filling with ones. The latch implementation is chosen as itis smaller than one done with conventional flip flops.

The LESS_O and LESS_E signals cause the shift register to shift left onebit. Again, only half the cells are updated at any one time. A cell thatwas last updated with a left shift will contain the last zero when theshift register structure is viewed from right to left. When the oppositeset of cells is updated, a zero is moved into the cell to the left ofthe cell that previously held the last zero. This process continues asLESS_E and LESS_O are alternately generated. The circuit looks like ashift register that shifts left, filling with zeros.

When a LESS directive follows a MORE directive, it will update the sameset of delay elements as the MORE directive. When a MORE directivefollows a LESS directive, it will update the same set of delay elementsas the LESS directive. This is shown in Table 1.

Digital delay lines may be used to provide fixed delays within circuits.These delays may need to be a specific time value. To get a time value,the number of delay elements needed to create the delay must be chosen.This requires the delay of each delay line tap be determined. Theability to determine this delay in a precise fashion is described. It isnot sufficient to just turn the delay line into a ring oscillator asminimal setting will create an oscillator that runs too fast to bemeasured easily.

In the implementation shown in FIG. 9, delay lines 901 and 902 are crosscoupled. After both delay lines are cross coupled, they are cleared.With one delay line at full length, the other delay line length ischanged one tap at a time with the cross coupled delay lines functioningas a ring oscillator. The ring oscillator increments counter 903 oncereleased. The counter is cleared before the delay line is enabled as anoscillator. After a certain period of time the counter is stopped, andthe frequency determined. The difference in frequency when a tap isadded gives the delay of the delay line tap.

The same approach may be used with a single delay line as it may besplit in half to appear as two delay lines 1001 and 1002 as shown inFIG. 10. The delays generated by the taps in one section are determinedwhile the other section's delays are held static.

A trace data source may output trace packets in a width that is notnative to the packet. For example, 8 10-bit trace packets may betransmitted as 10 8-bit transmission packets. On the receiver end, the8-bit transmission packets may be packed into 16-bit, 32-bit, or 64-bitvalues and stored in trace memory. Any other word with is alsoacceptable.

The function that performs the packing of a series of M-bit values intoP-bit frames to be stored in memory is called a Packing Unit (PU). Inone implementation, the PU stores a number of trace transmission packetsin 64-bit words called PWORDs. These trace packets are conveyed to thePU through trace transmission packets that may be a different width thanthe native trace packet. In this implementation, the PU accommodatestrace packet widths of 1 to 20 bits. Other widths are possible. The PUis presented a 48-bit input created from two 24-bit sections. The PUuses the data even valid (DE_VALID[n]) and data odd valid (DO_VALID[n])indications to determine when sections of the input need processing. ThePacking Unit processes the data frame based on:

-   -   Transmission packet width    -   Number of buffer entries in the 48-bit input (0, 1, or 2        transmission packets available)    -   Number of transmission packets processed previously

A lookup table is used to map the incoming transmission packets in theinput frame into the 64-bit words. It is programmed before a tracerecording session begins based on the factors noted above. Thisprocessing creates 64-bit packed words (PWORDs). These words are thenstored in trace memory.

In this example, the programmable implementation of a packing unitprovides for the packing of any transmission width from 1 to 23 bitsinto PWORDs from 1 to 63 wide. The Packing Unit uses a lookup RAM todefine the packing sequence of a series of trace packets that appear inthe 48-bit data frame output from one of the AUs. When one works throughexamples of varied transmission packet and PWORD widths, it is foundthat the width of the PWORD (less than or equal to 63 bits) determinesthe programming depth of the lookup RAM.

The PWORD width is set to an integer multiple of the trace packet width.For a 10-bit trace packet the recording word width is set to 10, 20, 30,40, 50, or 60 bits. For a 9-bit trace packet width is set to 9, 18, 27,36, 45, 54, or 63 bits and so forth.

Let us assume a 4-bit element and a 63-bit recording frame. In thisexample, the number of recording frames built from the 4-bit inputsegments is defined by the recording frame width. In other words, theexample builds four 63-bit words from 63 4-bit input values. If theinput data width is five bits with a memory word width of 63-bits, five63-bit words are built from 63 five bit input values.

If the number of words built and the recording word width have a commonfactor, both numbers can be divided by this factor. In the example of a10-bit element and a 60-bit recording frame, the common factor is 10.This means the frame builder can construct one 60-bit word from six10-bit elements. The relationship between number of words, recordingwidth, and element width is defined by the following equation:

-   -   X words can be constructed from Y elements where:        -   X=Element width/common factor        -   Y=recording width/common factor            The lookup table must be programmed to the point it repeats            (Y locations). A 6-bit register value is used to define the            length of the packing sequence before it repeats.

There is a separate lookup table for each of the 64 recording word bits.These lookup tables specify the input to PWORD bit mapping during themapping sequence. An extra lookup table output bit is added to the tablefor bits 21:00 as these bits can straddle one of two PWORDS. The extrabit further defines the PWORD associated with this bit. Bits 62:22 donot need this bit so it is not implemented.

This results in a 64×7 bit (for PWORD bits 21:00) and a 64×6 bit lookuptable (for PWORD bits 62:22). The lookup table specifies the mapping ofthe input bits (transmission frames) to the PWORDs each clock. Theaddress to these lookup tables begins at zero and is incremented oncefor each transmission packet processed (0, 1, or 2 each clock). Theaddress generation for a recording channel lookup RAM is defined by thefollowing expression:

-   -   if (address+number of elements >=maximum+1){next address=1}        -   else if (address+number of elements>maximum)            {next_address=0;}        -   else {next_address=address+number of elements;}

The address generation is handled by a dedicated hardware block thatuses the number of valid transmission packets in the input frame and theend of sequence value. The Bit Builders use the address to drive a 64lookup random access memories (RAMs), one for each of the 63 bits in thePWORD and a 64th to define when PWORDS are completely constructed. Thetables within the lookup RAMs select the bit in the 48-bit input that isto be loaded into each PWORD bit. The Multiplexer Lookup RAMs areorganized as 16 64×32-bit RAMS (not all bits are implemented), each RAMsupplying the multiplexer control for four bits.

The address generation for the multiplexer control lookup tablesincrements the address by 0, 1, or 2. The wrap address is set through aregister before activating the unit. The address generation begins atzero and progress from there, with the signals indicating availabletransmission packets driving the address generation.

While a typical trace receiver records from one input port, bandwidthrequirements may dictate the use of multi port input trace receiverscapable of recording on multiple channels. Such a multiple port,multiple channel receiver is shown as an example in FIG. 11, wheremultiple recording interfaces 1101-1102 connect to multiple recordingchannels 1103, 1104, 1105 and 1106 in a selectable manner so that inputfrom each recording interface may be assigned to any recording channel1107 through 1110. While FIG. 11 shows a two input, four channel system,there is no limitation on the number of inputs or channels.

In the interest of increasing bandwidth, recording may be time divisionmultiplexed between the available recording channels. FIG. 12 shows sucha trace receiver with multiple recording interface 1201 connecting tomultiple recording channels 1202. A multiple clocks with offsets areused to direct the input data to the desired port.

Typical trace recorders control trace recording by starting and stoppingrecording at the source. This is done using gated clocks or an enable.With the advent of more sophisticated transmission methods, therecording control point may be moved to a point past the front end, muchcloser to the memory interface. The trace receiver front end issynchronized to chip transmission and remains synchronized, while theactual on/off control takes place at the memory interface. This allowsthe input to continue to operate while the data is either presented tothe memory interface or may be discarded without affecting input datasynchronization.

In a typical system, the trace is being recorded by an external device.The trace function may be treated as a peripheral of the device beingtraced. As shown on FIG. 13, a trace receiver 1301 is attached to thedevice 1302 being traced through a trace port 1303 and bus 1304. Thetrace device records activity through the trace port 1303, and may beprogrammed or the recorded data retrieved through bus 1304.

The trace function may be implemented on a development board as a tracechip shown in FIG. 13. In an alternate implementation the tracecapability may be placed on a small add on board.

It is desirable to be able look at trace information without haltingtrace recording. It is also preferable to be able to use the tracebuffer as a large FIFO for data where the collection rate is less thanthe rate the host may empty the trace buffer.

Host transfers to and from trace memory while additional trace data isstored are called Real-time Transfers (RTTs). RTTs can take two forms:

-   -   Chasing the most recently stored data (forward reads that        progress from the start of buffer toward end of buffer)    -   Snapshot the most recently stored data (reverse reads that        progress from the end of buffer toward start of buffer)

When a RTT is initiated, the command causes the initial memory addressfor a host memory activity to be dynamically generated from the currenttrace buffer address. For real-time reads, a read command dynamicallygenerates the initial transfer address. For reads where the readdirection is opposite that of store direction, the last stored addressis used for the initial read address. For reads where the read directionis the same as that of store direction, the next store address iscaptured, assuming the buffer is full.

Trace buffers can be stored or read either forward or backward. Readswhile the channel transfer is stopped are called Static Reads. StaticReads provide access to the entire trace buffer contents without thethreat of the data being corrupted by subsequent stores. The storing ofnew data is suppressed by turning the channel off prior to performing aread. The debug software for this type of read specifies the initialtransfer address. Static Reads can read the buffer forward or backward.

Since the trace buffer is circular, a read command can cross the startor end of buffer address. The hardware manages the buffer wrapconditions by resetting the address to the starting buffer address orending buffer address as required. This may also be done by software.

When the data is read from the most recently stored data to the leastrecently stored data, the transfer is assumed to have two components.The first component is created from the current buffer address to thestart address and second created from the end buffer address to thecurrent buffer address.

When the data is read from the least recently stored data to the mostrecently stored data, the transfer is also assumed to have twocomponents. The first component is created from the current bufferaddress to the end address and second created from the start bufferaddress to the current buffer address.

For the reads from the most recently stored to the least recently storeddata, the read processing proceeds as follows. A transfer incompleteerror is set if the read terminates before the desired number of wordsis read. This is caused by a wrap condition occurring on real-time reads(new stores have overwritten data that was to be read creating adiscontinuity in old and new data). A no data error is set if no datahas been stored in the buffer.

Care must be taken to detect when the data being read is overwritten bydata being stored in the case of real-time transfers. This condition maybe detected with a collision counter. This counter detects two overrunconditions:

-   -   Data is stored with incrementing/decrementing buffer addresses,        data is read with decrementing/incrementing buffer addresses.        The number of words stored plus the number of words read is        equal to the buffer size. (Peek)    -   Data is stored with incrementing/decrementing buffer addresses,        data is read with incrementing/decrementing buffer addresses.        The number of words stored minus the number of words read is        equal to the buffer size. (Chase)

These overrun conditions are detected using a Collision Counter. Thiscounter is used to determine the distance between the read and writepointers of the Trace Buffer. When this distance becomes zero, a bufferwrap condition is eminent (some accesses may still be in the pipelineand may not have actually happened yet). Before the Collision Counterhas decremented to zero, each word read is valid as it was definitelyread before new data is stored in this location. A second Valid TransferCounter, is incremented for each word read before the Collision Counterdecrements past zero.

The Collision Counter is loaded with the trace buffer size prior to ahost transfer. Once the host transfer request is issued, each trace wordstored decrements the collision counter. Each word the Transfer Counterstores in the temporary buffer as a result of the channel read requestalso counts the counter down. When the sum of the two counts decrementspast zero, the data read becomes suspect as a wrap condition hasoccurred or is on the verge of occurring.

Before the Collision Counter decrements to zero, the Valid TransferCounter tracks the number of reads that are successful prior to theCollision Counter decrementing past zero. When the transfer completes,Debug Software uses the Valid Transfer Count value to determine how manyof the words in read buffer are really valid.

The chase operation has two components:

-   -   Counting the words stored to the buffer and notifying the host    -   The host initiating reads to retrieve the words after being        notified

Once a chase operation is requested, channel stores decrement theCollision Counter and TC stores associated with the channel incrementthe Collision Counter. Since trace data stores have higher priority, thecounter will never count up past the buffer size. An overrun conditionoccurs when the channel stores decrement the counter past zero. Whenthis occurs, the channel store has stored the entire buffer without thehost emptying it. Host reads will read out of order data in thissituation.

At this point another counter, the Store Counter, comes into play. Thiscounter is used to notify the host when a fixed number of words arestored beginning with the point the read request is issued (an interruptmay be generated). The interrupt interval may be made programmable. Oncea transfer has been activated, it merely suspends when words are read. Aread may be restarted by merely continuing the read from where itpaused. Read continues to pause until either terminated with a TERMINATEor INITIALIZE command.

The overrun condition is detected with the Collision Counter just aswith peeks. The counter starts with the buffer size and is decrementedby stores and incremented by and TC stores related to the channel readtransfer.

The master slave timing of interfaces coupled with clock insertiondelays of devices causes slower performance as the insertion delay comesdirectly out of the sampling window. As shown in FIG. 14, programmabledelays 1401 and 1403 can be added to the clock and 1402 to the data thatallows optimization of timing. The delay may be adjusted dynamicallyduring operation to optimize performance. Scan rates and other transfersmay be accelerated by as much as a third when the clock insertion delayis cancelled.

With traditional trace recorders such as logic analyzers, a time stampis recorded in parallel with each sample stored into trace memory. Eachtrace sample corresponded to a cycle of system activity. With today'strace implementations on chip, the trace information does not representa cycle of system activity. Instead a trace word may be an encoded viewof many cycles of system activity. Additionally, on-chip trace exportmechanisms may schedule output from multiple sources out of order ofexecution. This makes the exact arrival of trace information in thereceiver imprecise.

Instead of using the traditional method of adding Time of the Day (TOD)or Time Stamp (TS) information to trace for every sample, thisinformation may be placed in the trace stream itself and represented asa control word. This may be done periodically or at the first empty slotafter some period has elapsed.

By partitioning trace logic to free run while functional logic is clockstepped, the device state of interest may be exported as traceinformation. When the trace generated by a single functional clock isexported, another functional clock is issued generating more traceinformation. The functional clock rate is slowed to a rate necessary toexport the state of interest.

The operation of scaled-time simulation is relatively straight forwardas shown in FIG. 15. When a chip is built with trace, the trace logic1501 is supplied clocks 1502 which are separate from clocks 1503 thatnormally run the system logic 1504. This allows the chip to be placed ina special mode where the functional logic is issued one clock. One frameof trace data is generated for each functional clock issued. The validsignal 1505 may be implemented as a toggle, changing state when newinformation is generated. The Trace Logic 1501, whose clock is freerunning, detects a change in state in the valid signal. It processes thetrace information presented to it, exporting this information 1506 to atrace recorder. When transmission of this information has createdsufficient space to accept a new frame of trace information, the Emptysignal 1507 is generated. This causes the clock generation logic toissue another clock to the System Logic. This starts the process over.An optional stall 1508 may be generated by the Trace receiver so it maypace transactions.

Generally, a trace receiver built with a programmable component, orpotentially with another technology (standard cell or ASIC) may, forbandwidth reasons, have a limit as to the width of incoming trace datathat can be processed. This is due to the fact that the incoming datarates may outstrip the ability of the receiver to store the data tomemory. At times parallel input units may be deployed to capture someportion of the input. The assignment of more than one input channel to aunit can constrain the number of bits that can be processed in parallel.For instance doubling the data rate of the input and using two inputchannels to process the input in an interleaved fashion, the unit'smemory band width or some other factor may require the input width ofthe incoming data to be constrained to a level than can be handled bythe unit.

The simplest way of dealing with an input capacity problems unit is toplace two units in parallel, with each unit recording some portion ofthe incoming data. In other cases, a wide but slower interface such as amemory bus may be used for recording data, with unused memory BW used toexport trace data. In this case the wider interface may also require theuse of one or more units for recording.

FIG. 16 demonstrates an implementation of a distributed widtharchitecture. The system logic 1601 connects to trace channels 1602,1603 and 1604 in parallel. Each channel is supplied a set of controlsthat re identical, and may be as simple as the trace clock. The data1608, 1609 and 1610 to be recorded by each unit are different.

When multiple debug tools are connected to a target system it may bedesirable for them to coordinate their activities. Examples of the needfor coordination may be during trace compression or other functionswhere supervision by a master recording unit is required, and a masterand one or more slave units must be designated. This coordination mayneed to be close to the physical connection. The coordination mayinvolve wide trace, coordination of execution control, or globaltriggers. This coordination may take place in a variety of ways,including direct connections between the respective debug units. Analternate way of coordination may employ a connection through the targetconnector, wherein the debug units communicate with the connector whichin turn implements the required interconnections.

It may be desirable to expand the trace recording in the deeperdimension. Generally, a trace receiver built with a programmablecomponent, or potentially with another technology (standard cell orASIC) may, for bandwidth reasons, have a limit as to the amount ofincoming trace data that can be processed. In addition the depth of thetrace recording may be doubled when the memory space of two or moreunits is combined. The simplest way of dealing with a trace depth issueis to place two or more units in series, with each unit recording someportion of the incoming data. FIG. 17 demonstrates this architecture.The system logic block 1701 being traced connects to trace unit 1702,which in turn connects to trace unit 1703 and then to 1704 thusexpanding the depth of the trace.

When memory events are traced, the timing stream is used to associateevents with instructions and indicate pipeline advances precluding therecording of stall cycles. These events are traced when the PC istraced. The tracing of data trace values may not be possible concurrentwith memory events in some event encoding modes that use both the timingstream and data value.

When tracing processor activity, three streams are present: timingstream, program counter (PC) stream and data stream. The timing streamhas the active and event information, PC stream has all thediscontinuity information, and the data stream has all the detailedinformation. The various streams are synchronized using markers calledsync points. The sync points provide a unique identifier field and acontext to the data that will follow it. All streams may generate a syncpoint with this unique identifier. These unique identifiers allowsynchronization between multiple streams. When a sync point is generatedwe will have the streams generated as shown in Table 2. It should benoted that the context information is provided only in the PC stream.There is no order dependency of the various streams with each other.However within each stream the order cannot be changed between syncpoints. TABLE 2 Timing stream PC stream Data stream Timing sync point,id = 1 PC sync point, id = 1 Data sync point, id = 1 Timing data PC dataMemory Data Timing data Memory Data Timing data PC data Memory Data PCdata Timing data Memory Data Timing sync point, id = 2 PC sync point, id= 2 Data sync point, id = 2

Four events will be sent to trace although at any one time only some ofthose events may be active. Information is sent to trace to inform howmany and which events occurred.

A timing stream is shown with 0 being active cycle. A “1” however doesnot represent a stall cycle. Instead it indicates the occurrence of anevent.

Bits [7:0]=00111000 is a timing packet.

A “1” in the timing stream implies there is at least one event that hasoccurred. The event profiling information will be encoded and sent tothe data section of the data trace FIFO.

In the generic encoding method, every event that occurs inserts a “1” inthe timing stream. If there are multiple events, then it is possiblethat many “1”s will be inserted in the stream forming an event group. Asingle “1” can also be an event group by itself. Event groups that occurin a cycle are separated by one or more “0”. The group of “1”s map tothe count of events, as outlined in the following table, that occurredwith the execute packet. The encoding bits are arranged from MSB to LSB.The total bits required in generic encoding are shown in Table 3. Thecolumns are defined as follows:

-   -   #Etrace: Total number of Events being traced;    -   #Events: Total events that occurred in that cycle;    -   Implication: The bits in the stream reflect these events have        occurred    -   #Bits: Total bits used for the generic encoding scheme;    -   E0: Event 0;    -   E1: Event 1;    -   E2: Event 2;    -   E3: Event 3.

Generic encoding should be used when all the events have equalprobability of occurring. The user may opt to trace anywhere from 1event or all four events. TABLE 3 Line Timing No. #Etrace #Events[MSB:LSB] Data [MSB:LSB] Implication # Bits 1 1 1 1 No bits in datastream E0 1 2 2 1 1 No bits in data stream E0 1 3 1 11 No bits in datastream E1 2 4 2 111 No bits in data stream E0 E1 3 5 3 1 1 0 E0 2 6 1 101 E1 3 7 1 1 11 E2 3 8 2 11 0 E0 E1 3 9 2 11 01 E0 E2 4 10 2 11 11 E1E2 4 11 3 111 No bits in data stream E0 E1 E2 3 12 4 1 1 00 E0 3 13 1 101 E1 3 14 1 1 11 E2 3 15 1 1 10 E3 3 16 2 11 01 E0 E1 4 17 2 11 11 E0E2 4 18 2 11 000 E0 E3 5 19 2 11 010 E1 E2 5 20 2 11 100 E1 E3 5 21 2 11110 E2 E3 5 22 3 111 10 E1 E2 E3 5 23 3 111 11 E0 E2 E3 5 24 3 111 00 E0E1 E3 5 25 3 111 01 E0 E1 E2 5 26 4 1111 No bits in data stream E0 E1 E2E3 4

The consecutive “1s” in the timing stream determine the number of eventsthat are active and being reported. The encoding in the data stream canthen be used to determine the exact events that are active in thatgroup. The following table gives and example of the encoding anddecoding of the events. The bits are filled in from the LSB. The latterevents are packed in the higher bits. It is assumed that the encoding isin generic mode in the following example and all four AEG are active.Therefore only lines 12-26 of Table 3 are referenced for encoding anddecoding this data. The same data stream is interpreted differently withreference to different timing streams. The (MSB: LSB) column in the datastored in the FIFO. “Lines” is the lines to be referred to in Table 3with the current timing data. The table highlights the fact that theinterpretation of the data stream changes based on the timing stream.

In prioritized mode encoding scheme, lesser number of bits are used forsome events while some other events may take up more bits. This enableshigh frequency events to take up lesser number of bits thus decreasingthe stress on the available bandwidth. A classic example of this wouldbe misses from the local cache (high frequency), versus misses from theexternal memory (low frequency).

A timing stream is shown with 0 being active cycle as before. A “1”however does not represent a stall cycle. Instead it indicates theoccurrence of an event.

Bits [7:0]=00111000 is a timing packet.

A “1” in the timing stream implies there is at least one event that hasoccurred. The event profiling information will be encoded and sent tothe data section of the data trace FIFO. The priority encoding of thisinformation is based on the following table. The encoding bits arearranged from MSB to LSB.

The various columns in Table 4 are defined as follows:

-   -   #AEG: Total number of AEG active;    -   #Events: Total events that occurred in that cycle;    -   Implication: The bits in the stream reflect these events have        occurred;    -   #Bits: Total bits used for the priority encoding scheme;    -   E0: Event from AEG0;    -   E1: Event from AEG1;    -   E2: Event from AEG2;    -   E3: Event from AEG3.

The consecutive “1's” in the timing stream determine the number ofevents that are active and being reported. The encoding in the datastream can then be used to determine the exact events that are active inthat group. The following table gives and example of the encoding anddecoding of the events. The bits are filled in from the LSB. The latterevents are packed in the higher bits. It is assumed that the encoding isin prioritized mode in the following example and all four AEG areactive. Therefore only lines 12-26 of Table 4 are referenced forencoding and decoding this data. The same data stream is interpreteddifferently with reference to different timing streams. The (MSB: LSB)column in the data stored in the FIFO. “Lines” is the lines to bereferred to in Table 4 with the current timing data. The tablehighlights the fact that the interpretation of the data stream changesbased on the timing stream.

Table 4 shows the encoding for prioritized compression mode. Theprioritized encoding can be used if the user has a mix of long and shortstalls, or frequent versus infrequent. This method is skewed towardefficiently sending out a specific event. It is slightly less efficientin sending out rest of the events. This encoding scheme should be usedfor the case where one event either does not cause any stall, or happensvery frequently with very little stall duration. The longer stalls canbe put in the group that take more bits to encode. The shorter stallscan be put in a group that takes fewer bits to be encoded. An example ofthis is L2 miss which is a long stall, versus L1D stall which is a shortstall. TABLE 4 Line Timing No. #AEG #Events [MSB:LSB] Data [MSB:LSB]Implication # Bits 1 1 1 1 No bits in data stream E0 1 2 2 1 1 No bitsin data stream E0 1 3 1 11 No bits in data stream E1 2 4 2 111 No bitsin data stream E0 E1 3 5 3 1 1 No bits in the data stream E0 1 6 1 11 0E1 3 7 1 11 11 E2 4 8 2 11 01 E0 E1 4 9 2 111 1 E0 E2 4 10 2 111 0 E1 E24 11 3 1111 No bits in the data stream E0 E1 E2 4 12 4 1 1 No bits inthe data stream E0 1 13 1 11 0 E1 3 14 1 11 11 E2 4 15 1 11 01 E3 4 16 2111 01 E0 E1 5 17 2 111 11 E0 E2 5 18 2 111 000 E0 E3 5 19 2 111 010 E1E2 6 20 2 111 100 E1 E3 6 21 2 111 110 E2 E3 6 22 3 1111 10 E1 E2 E3 623 3 1111 11 E0 E2 E3 6 24 3 1111 00 E0 E1 E3 6 25 3 1111 01 E0 E1 E2 626 4 1111 100 E0 E1 E2 E3 7

An example of decoding the streams in the prioritized mode is shown inTable 5. The data stream interpretation changes based on the timingstream. TABLE 5 MSB:LSB Interpretation Lines Data 001 — — stream Timing011011110 “1111” in TM => 3 or 4 events active 22-25 example 1 “01” inData => E0 E1 E2 25 “11” in TM => 1 event active 12-15 ‘0’ left in Data=> E1 13 Timing 000111000 “111” in TM => 2 events active 16-21 example“01” in Data => E0 E1 16

In normal trace, timing stream reflects active and stall cycles. It isalso possible to suppress the stall bits, and the stall encoding mayinstead be replaced with event information. When events are traced, thetiming stream is used to associate events with instructions and indicatepipeline advances precluding the recording of stall cycles. This allowsthe real time tracing of the processor activity without disturbing orhalting the processor, and have visibility into the memory systemactivity with lesser number of trace pins than other approaches.

A timing stream is shown in where a “0” is an active cycle. In normalencoding a “1” can, therefore represent a stall cycle.

Bits [7:0]=00111000 is a timing packet.

Therefore this packet would indicate that there were 3 active cycles,followed by 3 stall cycles, which were then followed by 2 active cycles.

Instead we can now replace the stall information with event information.The stall information will be suppressed. A “1” now indicates theoccurrence of an event. Therefore the above packet can now beinterpreted as follows:

There are 3 active cycles, followed by some event (encoded in this casewith 3-“1's”), which is then followed by 2 active cycles.

The exact encoding is completely user dependent on the protocolimplemented. For example if 2 possible events are being traced, theycould be encoded as follows:

-   -   1->Event 0 occurred    -   11->Event 1 occurred    -   111->Event 0 and 1 occurred.

A timing stream is shown in FIG. 1 where a “0” is an active cycle. Innormal encoding a “1” can, therefore represent a stall cycle.

Bits [7:0]=00111000 is a timing packet.

Therefore this packet would indicate that there were 3 active cycles,followed by 3 stall cycles, which were then followed by 2 active cycles.

The exact encoding may also be completely user dependent as to theprotocol being implemented. For example if 3 possible events are beingtraced, they could be encoded as shown in Table 6: TABLE 6 Timing streamComment Total bits used 1 Event 0 occurred 1 11 Event 1 occurred 2 111Event 2 occurred 3 1111 Event 0 and 1 occurred 4 1111 Event 0 and 2occurred 5 11111 Event 1 and 2 occurred 6 111111 Event 0, 1 and 2occurred 7

The user can change the above encoding based on the fact that thelikelihood of events alone as well in combination is equal. Then theabove method can be changed to a different method shown in Table 7 wherea separate stream can hold the reason for the event: TABLE 7 TimingTotal stream Data Stream Comment bits used 1 00 Event 0 occurred 3 1 01Event 1 occurred 3 1 10 Event 2 occurred 3 11 00 Event 0 and 1 occurred4 11 01 Event 0 and 2 occurred 4 11 10 Event 1 and 2 occurred 4 11 Event0, 1 and 2 occurred 4

The user may be really constrained on the total bandwidth he has, andmay potentially wants to profile the events in two runs. In the firstrun he may have an implied blocking in the events, and thus send outonly one event each time. Once he sees his problem area, the user canthen focus on just part of his algorithm, enabling higher visibility inthat run. Let us say that event 0 has the highest blocking priority.Then the above encoding can be changed to what is shown in Table 8:TABLE 8 Timing stream Data Stream Comment Total bits used 1 Not usedEvent 0 occurred 1 11 Not used Event 1 occurred 2 111 Not used Event 2occurred 3 1 Not used Event 0 and 1 occurred 1 1 Not used Event 0 and 2occurred 1 11 Not used Event 1 and 2 occurred 2 1 Event 0, 1 and 2occurred 1

If we compare the Tables 6, 7 and 8 the total bits that are used in eachcase is shown in Table 9: TABLE 9 Comment Table 6 Table 7 Table 8 Event0 occurred 1 3 1 Event 1 occurred 2 3 2 Event 2 occurred 3 3 3 Event 0and 1 occurred 4 4 1 Event 0 and 2 occurred 5 4 1 Event 1 and 2 occurred6 4 2 Event 0, 1 and 2 occurred 7 4 1

The exact encoding is user dependent, however the point illustrated hereis that approach shown in Table 6 works really well for Event 0 if itoccurs very frequently, while it takes more bits if events are occurringtogether. Therefore it gives higher priority for encoding of event 0 andthen the priority tapers off for the other events. The approach of Table7 works really well if all events have an equal likelihood of occurring.It does not take too many bits if all events have equal likelihood ofoccurring, but loses visibility into the details of the events.

The exact trade-offs between the various encoding schemes can be madebased on the architecture and the variations most users are interestedin.

The timing stream may be used to capture pipeline advances and recordingof contributing stall cycles. These stalls are traced when the PC istraced. The trace of data trace values is not allowed concurrent withstall profiling as that stream is used for holding the reasons for thestalls. In a generic mode encoding scheme, all stall groups take uparound the same number of bits.

A timing stream is shown where a “0” is an active cycle. In normalencoding a “1” can, therefore represent a stall cycle.

Bits [7:0]=00111000 is a timing packet.

A “1” in the timing stream implies there is at least one contributingstall group active. At the 1st active cycle after that, the lastcontributing stall that was active (last stall standing) will be encodedand stored. The encoding of this information is based on Table 8. Theinformation is stored in the data part of the data trace FIFO ifrequired. It should be noted that in this mode, tracing of the datavalues themselves is disabled. In the following table 10 for exampleimplies LSS group 0. TABLE 10 Generic encoding (Data FIFO) Stall groupsData FIFO (MSB:LSB) Implication 1 not used not used L0 2  1 bit 0 L0 1L1 3 1-2 bits 0 L0 01 L1 11 L2 4 1-3 bits 00 L0 01 L1 11 L2 10 L3

Generic encoding should be used when all the events have equalprobability of occurring.

In prioritized mode encoding, lesser number of bits are used for somestall groups while some other stall groups may take up more bits. Thisenables high frequency stall events to take up lesser number of bitsthus decreasing the stress on the available bandwidth. A classic exampleof this would be misses from the local cache (high frequency), versusmisses from the external memory (low frequency).

A timing stream is shown where a “0” is an active cycle. In normalencoding a “1” can, therefore represent a stall cycle.

Bits [7:0]=00111000 is a timing packet.

A “1” in the timing stream implies there is at least one contributingstall group active. At the 1st active cycle after that, the lastcontributing stall that was active (last stall standing) will be encodedand stored. The encoding of this information is based on Table 10. Theinformation is stored in the data part of the data trace FIFO ifrequired. It should be noted that in this mode, tracing of the datavalues themselves is disabled. In the following table 11 for e.g.implies LSS group 0. TABLE 11 Data Prioritized encoding (Data FIFO)Stall groups FIFO (MSB:LSB) Implication 1 not used not used L0 2  1 bit0 L0 1 L1 3 1-2 bits 0 L0 01 L1 11 L2 4 1-3 bits 0 L0 01 L1 011 L2 111L3

Prioritized encoding can be used if there is a mix of long and shortstalls. This method is skewed toward efficiently sending out a specificevent. It is slightly less efficient in sending out rest of the events.This encoding should be used for the case where one event either doesnot cause any stall, or happens very frequently with very little stallduration. The longer stalls can be put in the group that take more bitsto encode. The shorter stalls can be put in a group that takes fewerbits to be encoded. An example of this is L2 miss which is a long stall,versus L1D stall which is a short stall.

External events can occur on an active or stall cycle. They need to bemarked in the stream to indicate the position of their occurrence. Thetiming stream can be adjusted to send out that information. Some of therestrictions of this mode are:

Any packet can be terminated due to an external event.

The pattern matching and event profiling stream is shown in Table 12.The definition of C3 and C5 changes in these modes. TABLE 12 11 C1 C2Packet 0 [4:0] 10 C3 C0 Packet 1 [6:0] 10 C4 Packet 2 [6:0] 10 C5 0 0Packet 3 [4:0] 10 0 Packet 4 [6:0] 10 0 0 0 Packet 5 [4:0]

The control bits definition for C0 defining the modes, stays the same asshown in Table 13: TABLE 13 C0 Function 0 or does not exist Pattern mode1 Pattern type either type “1010” (A) or “0101” (5)

Mode 1 uses pattern length matching. The basic mode definition stays thesame. It has been enhanced such that the timing packet will be sent outalso if the event happens to fall at a pattern boundary. In which case,the event will be reported for the last of the pattern match counts.

If the event does not occur at a pattern boundary, the current timingpattern packets are rejected. In parallel with it, the 2^(nd) timingpacket with the event information is also rejected.

In case an event does occur, however the count is small such that C3 orC5 are not present the packet containing those bits will be forced outwith pattern field being all equal to 0. Therefore the following casesexist:

In case of C3=1, if count of “1's” is Clt6gtl6, packet 1 will still beforced to come out, however it's value will be 0.

In case of C5=1, if count of “0's” is Clt7, packet 3 will still beforced to come out, however it's value will be 0.

If there is no count of “1's”, then the count of “0's” case reverts backto case A.

The interpretation of bits C1, C2, C4 stay the same as before forpattern mode (C0=0). The definition of the additional control bits C3and C5 is shown in Table 14: TABLE 14 Bit Value Condition Function C3 0There is no event after these ‘1’ 1 There is an event after these ‘1’ C50 There is no event after these ‘0’ 1 There is an event after these ‘0’

Mode 2 is defined by a fixed pattern of “10” or “01”. In this mode, incase of the occurrence of an event, both the packets will always be sentto ensure that C3 is forced to come out. This is regardless of the countvalue itself (which is above a basic minimum as outlined before).Therefore this mode works exactly like before.

Mode 3 shows standard timing packets. In this mode, if an event occurs,the 2 continuation packets are followed. This contains the timing indexinto the timing stream. The event will force this timing packet to comeout. If timing index is 0, it indicates that the last valid bit in thelast timing packet is a “0”. If this bit is a “1”, it implies that thelast valid bit in the last timing packet is a “1”.

Depending on the MSB of the “11” timing packet, this packet has to beencoded differently. If the MSB is a “0”, it implies that C1=“0”. Thisindicates that the next packet is a continuation of count of “1's”. Inthe next packet, C0=1 puts it is A/5 mode. However, the additionalcontinuation packets breaks it out of the A/5 mode and puts it inexternal event profiling, standard timing packet. This is shown in table15: TABLE 15 11 Timing Bit7=0 Timing Bits [6:0] 10 C3 =1 C0 =1 Reserved=“000000” 10 Reserved[6:0] Timing index Bit

If the MSB is a “1”, it indicates C1=“1”. Therefore the next packet is acount of “0's”. Forcing C4=“0” indicates that the last continue packetis a continuation of count of ‘0's”. A “1” next to C5 in the lastpacket, breaks it out of pattern match mode and puts it in standardtiming external event profiling mode shown in Table 16. TABLE 16 11Timing Bit7=1 Timing Bits [6:0] 10 C4 =0 Reserved = “000000” 10 C5=1 1Reserved[4:0] Timing index Bit

The events are inserted into the data stream when they occur.

The decoder, on finding an event in the timing stream, looks at the nextevent reported in the data stream, thus identifying with completeprecision, the exact cycle and PC at which the external event occurred.

Events asynchronous to the processor can arrive at any time, even duringstall cycle. These events can impact the state of the processorcompletely and it is essential to understand their timing.

The timing stream may used to capture pipeline advances and recordingstall cycles. Timing stream can be in standard or compressed format.These stalls are traced when the PC is traced. The trace of data tracevalues is not allowed concurrent with external event profiling as thatstream is used for holding the reasons for the external event.

A timing stream is shown where a “0” is an active cycle. In normalencoding a “1” can, therefore represent a stall cycle.

Bits [7:0]=11111000 is a timing packet.

Bits [9:0]=11 implies a timing packet let us say.

If an external event occurred during a stream of “1's”, let us say after3 stall cycles, the above packet could be encoded as shown in Table 17:TABLE 17 Control Bits Timing bits [9:8] [7:0] Comment 11 00111000 “11”control bits reflect the start of a timing packet Timing bits [7:6] arenot valid but flushed bits 10 00000001 “10” packet presence reflectsthat there is an external event timing bits [7:1] are not valid timingbit [0] indicates the last valid bit that was present in the timingpacket 00111000

To debug control flow, user needs to know which of the predicatedinstruction executed, and which ones did not. For this the predicationevent is enabled. While PC trace is on, and the trace is in predicationevent profiling mode, the trace hardware captures the predication eventsin each cycle. It inserts this information in to the data logs, and doesa right shift such that the data gets compact. The trace window willeventually close, either because tracing has been turned off, or becausea periodic sync point is generated, to reset the window. In either ofthese two cases, the data log may be incomplete, fully packed, or justoverflow into the next packet. The issue is, how does the decoderunderstand the fact that not all, or all the bits, are valid in the datalog.

Predication information comes from the CPU to the trace hardware. Asthis information gets packed in the data logs the decoder can doone-to-one matching of the PC addresses and the predication events,based on the object file. Therefore as shown in Table 18: TABLE 18 Bitsput in PC data Data Data Value of register Address Predicates used incode log Byte0 Byte1 bits Start of window P0 [A0], [A1] 10 ------10 A0 =0, A1 = 1 P1 [B1], [A1] 11 ----1110 B1=1, A1=1 P2 [B2] 0 ---01110 B2=0P3 [B2][B1][B0[A2][A1][A0] 010110 11001110 -----010 B2=0, B1=1, B0=0close of window A2=1, A1=1, A0=0 P4 Not traced

The packets seen by the decoder will be:

Start sync point with PC address;

Aligning data sync point;

11001110 Data Byte 0;

00000010 Data Byte 1; and

End sync point with PC address P4.

Based on the object file, the decoder can easily reverse engineer thisand derive Table 19: TABLE 19 Comment Data bits used Values assigned P0uses 2 predication bits 00000010 11001110 A0 = 0, A1 = 1 P1 uses 2predication bits 00000010 11001110 B1 = 1, A1 = 1 P2 uses 1 predicationbits 00000010 11001110 B2=0 P3 uses 6 predication bits 00000010 11001110B2=0, B1=1, B0=0 A2=1, A1=1, A0=0 Ignores upper bits of the 0000001011001110 data log

Since the decoder knows from the object file that how many bits need tobe discarded, there is no additional hardware required to send out anindex into the data log. Similarly, the bandwidth is saved as well, asno bits are sent to indicate that how many bits in the data log arevalid.

To enable visibility, stalls, and other events are embedded in thetiming stream along with the active cycles. The PC stream has PCdiscontinuity information. The data logs are used for storing the reasonfor the stall or the event as the case may be. This information storedis not fixed width, but is anywhere from 1+ number of bits based onvarious factors.

The details for the stall or event come to the trace hardware fromvarious sources. As this information gets packed in the data logs thedecoder can do one-to-one matching of the events reported in the timingstream and the events in the data logs, as well as the PC based on thetiming advances. In the data log detail, each individual detail isseparated by a “0”. Therefore in the following example, let the packetsseen by the decoder be:

Timing sync point;

Start sync point with PC address;

Aligning data sync point;

01000100 Timing packet1;

00010101 Timing packet2;

11001110 Data Byte 0;

00000010 Data Byte 1;

Timing sync point; and

End sync point with PC address P4.

Based on the timing data, the decoder can easily reverse engineer thisand derive Table 20: TABLE 20 Timing Events detected bits used Data bitsused Event 0 01000100 11001110 Data Byte 0 00010101 00000010 Data Byte 1Event 1 01000100 11001110 Data Byte 0 00010101 00000010 Data Byte 1Event 2 01000100 11001110 Data Byte 0 00010101 00000010 Data Byte 1Event 3 01000100 11001110 Data Byte 0 00010101 00000010 Data Byte 1Event 4 01000100 11001110 Data Byte 0 00010101 00000010 Data Byte 1Ignores upper bits of the data log 11001110 Data Byte 0 00000010 DataByte 1

Since the decoder knows from the timing packets how many events need tohave details, there is no additional hardware required to send out anindex into the data log. Similarly, the bandwidth is saved as well, asno bits are sent to indicate that how many bits in the data log arevalid.

A software pipeline loop is different from other discontinuites, becauseit repetitive. It also has other issues like the next iteration canstart before the first one is complete. Furthermore, it is possible toreload it, and may or may not be reloaded. It can terminate due to anexception. It can be drained in the middle for an interrupt.

The rules for SPLOOP tracing are as follows. If SPLOOP starts do notsend out any information at that point. The SPLOOP information can beinferred from the End of SPLOOP packet. If the SPLOOP is skipped, sendout information indicating that.

If the SPLOOP is skipped and executed as NOPS the following packet“NoSP” will be sent out if tracing is already on. If the tracing isstarted or ended in the skipped SPLOOP, this information will be sentout via special control bitsIn case of SPLOOPD, the condition is alwaysevaluated as true therefore this packet can never be sent in the normaloperation.

If the SPLOOP is not skipped, the SPLOOP will be reported at start ofthe first cycle of the epilog stage and not the final stage of epilog.In case of early exit, the SPLOOP is still reported when the epilogstarts, regardless of the prolog still loading. The iteration count (IC)is the count since the last time SPLOOP information was sent, or theposition in the SPLOOP if it is a part of a periodic or start/end syncpoint. Since the periodic counter is 12 bit wide, the IC can be amaximum of 12 wide for ii=1.

The periodic SPLOOP marker (PerSP) will be sent out along with any PCSync point if the SPLOOP is active. There can be no other informationthat can be sent between the periodic sync point and the PerSP packet.PerSP will be also sent if data log is being traced and data trace is onby itself.

This packet sends out the exact position in the SPLOOP. It contains thefollowing information:

-   -   In the prolog, it sends out the absolute iteration count. There        are a maximum of 7 packets that may have to be sent out.    -   In the kernel, it just sends out the information that the SPLOOP        is in the kernel. The continue packet for the count will not be        sent out. The count bits will be reserved to “000” in this case.    -   This also contains the address of the SPLOOP itself, if the        PerSP is being sent out in a reload or a return from interrupt        SPLOOP. This is due to the fact that the address on the PC bus        coming from the CPU may have an address completely remote from        the SPLOOP itself. It may have changed due to a branch in the        code fetched from the memory during the previous drain. The PC        address in the PerSP can be sign extended.

The periodic SPLOOP marker (PerSP) will be sent out along with any PCSync point if the SPLOOP is active. There can be no other informationthat can be sent between the periodic sync point and the PerSP packet.PerSP will be also sent if data log is being traced and data trace is onby itself.

When multiple activities are being profiled, there is the possibility ofdata corruption due to excessively large amounts of trace data beingcollected. This may be reduced by forming a logical or of a number ofthe signals being profiled to determine the area of software ofinterest. Then a second run may be performed for only the limited partsof the applications which have issues, turning on full visibility thistime.

Trace gives full visibility in to the processor activity. One can have agood insight in to what an application is doing, even without an objectfile. Trace can be turned on and off based on cycle count, giving someinformation about the secure code. It is imperative that thisinformation should be blocked.

It is assumed that the code will switch to secure code via an exceptiononly. All PC and data trace will be turned off during secure code. Thiswill occur regardless of trace being in standard trace mode or eventprofiling mode. Timing, if on, will switch to standby mode.

On return from the secure code, the switches that were already on willswitch back and turn on.

Once in secure code, none of the streams can be switched, regardless ofthe streams being currently disabled. TEND is the only trigger that willhave any impact in secure code. The address reported in the end syncpoint, caused by the TEND, will be the address 0x01. Similarly, aTRIGGER in the secure code will also report a sync point with theaddress of 0x01.

Since the PC address in the sync point is an illegal address of 0x01,therefore this information is sufficient to indicate an end sync pointwas caused in secure code.

Table 21 shows the sync types can occur. In all cases, data trace beingon or off is optional. In case of TEND, when the code switched back toinsecure code, the streams will not switch back on. TABLE 21 StreamEvent Sync Type PC off, TM off — — PC on, TM off Switch to secure codeEnd PC on, TM off TEND End PC on/off, TM on Switch to secure code Standby mode PC on/off, TM on TEND End Stand by mode TRIGGER Trigger

When tracing of data is enabled, the volume of data increasestremendously. The trace output at times cannot keep up with the volumeof data that is being generated. There are unique IDs embedded in eachof the streams, PC, timing and data to maintain synchronization betweenthem, even though the data logs themselves recover from the corruption,reset the compression map, however, the decoder has no idea, what is theID of the logs, because multiple IDS may have been lost in thecorruption. Therefore, the decoder has to wait till it sees the next setof IDs for PC, timing and data, before it can start decoding again.

A solution is to force the insertion of a data sync point along with thefirst log after corruption, even if it means repeating the sync pointid. The decoder will immediately know the id of the logs aftercorruption and will not have to throw away the logs, till it comesacross the next sync id.

The traditional technique for sending out timing data is by sending outone bit for every active or stall cycle. Typical DSP applications havebeen found to have specific patterns in the active and stall cycles.Some examples of this would be cross-path stalls, bank conflicts, writesbuffer full etc. Instead of sending out the actual pattern, it ispossible to send control bits in the stream marking these specificpatterns followed by the count of the total times the pattern occurred.

In a timing packet a “0” is an active cycle and a “1” is a stall cycle.Table 22 shows how timing packets can have alternate meaning based onthe fact that the first timing packet is followed by not a “11” kind ofcontrol bits, but some other bits (in this example “10” bits. TABLE 22Packet Bits [9:8] Bits [7:0] Number (Control Bits) (Timing Data bits)Comment 1 11 00111000 Timing data of packet 1 2 11 01000100 is rawtiming bits where a ‘1’ is a stall cycle, while a ‘0’ is an active cycle1 11 00111000 Bits [7:0] of packet 1 is 2 10 01000100 now no longer rawtiming data, but could be more control bits if desired, or reflect adifferent type of data altogether.

The trace stream sends out CPU register information in the trace streamunder the following circumstances:

-   -   There is a change in the CPU register and any one of the streams        are enabled;    -   There is a sync point due to a stream being enabled, or a        periodic sync point and the CPU register is a non-zero value.        The sync point will be sent out first followed by the CPU        information. In this case the instruction count information will        not be sent out.

PC Trace includes the PC values associated with overlays. Withoutinformation about the overlays installed at the time the PC trace ofoverlay execution takes place, it is not the actual overlay beingexecuted cannot be ascertained merely form PC trace information.

Additional information is needed in the trace stream to identify anoverlay whose execution of code in a system where overlays or a MemoryManagement Unit are used. The method for exporting information inaddition to the PC is shown in FIG. 18. The block diagram shown in FIG.18 can be used to add any information type to the PC export stream 1806.In the case of PC Trace, additional information is added when the memorysystem contents is changed. Information describing the configurationchange is inserted into the export stream 1806 by placing thisinformation in a message buffer 1802. A request to insert a message inthe stream is asserted by signal 1803 when the complete message isplaced in the buffer 1802. Once this request is asserted all words ofthe message are sent consecutively to the Trace block 1805 and then tothe trace stream 1806. As long as a message word is available foroutput, it becomes the next export word as the output of message wordsis continuous. Loading the message records the number of message wordsto be output.

In a system where power and performance are very important, it isimportant to allow the developer to understand what system conditionsare causing execution to stall. The concept of last stall standingallows the recording of information about what system events or eventgroups are causing the stall of system execution. The number of stallsattributable to the offending stall condition may also be recorded. FIG.19 shows an implementation of this concept.

Each occurrence of the ready signal 1901 causes the register 1902contents to be encoded and exported by block 1903 provided the followingconditions are true:

-   -   The last stall standing function is enabled;    -   One of the sets had an element active the last clock cycle;    -   No stall condition exists this cycle; and    -   Ready has been inactive a sufficient number of cycles to satisfy        the threshold if a threshold is implemented in block 1905.

Stalls conditions can be assigned to any set or no set. It is thereforepossible to move the priority of any stall condition higher or lowerusing priority encoder 1904.

Last stall standing operation provides a label associated with eachstall period that exceeds a specified threshold as determined in block1905. This allows one to filter out some stall busts, i.e. to preservetrace bandwidth.

Events may be recorded as multi-bit values representing the events orencoded representations of the bits. These multi bit values may vary inwidth and do not fit the form used for native storage. These eventrepresentations can be packed in the format normally used forrepresenting trace data, allowing the sharing of hardware with datatrace, including all compression functions.

To provide state accurate simulation, the functional logic itself can beused as a simulation platform. Trace is used to output the internalmachine state of interest. Trace is recorded by a unit that controls thepace of trace generation with a pacing signal.

As shown in FIG. 20 the functional logic is placed in self simulationmode. When the trace logic 2002 does not have any more data to output itchanges the state of advance signal 2003. The clock generator 2004detects this state change and issues one gated clock 2005 to thefunctional logic. This creates a new CPU state and causes change 2006 totoggle to the trace logic. The trace logic notes the state change inchange 2006 and it exports the state presented to it. Once it completesit changes the state of advance 2003 and the process begins anew.

Predication trace is valuable as it details control decisions. A meansto support predication trace must minimize the trace bandwidth requiredto record predication. Predication may involve a number of terms thatcan be selected for use as the predication value. Not all predicationterms are used in these situations. The terms that will be used aredefined by the instruction executing. Only the terms used are exportedwith the unused terms discarded.

Trace data is generally routed to a single recording channel and is notpackaged. When packaging of trace from different sources is added,routing information must be provided as packaging is specific to anoutput channel (destination). In a complex system being traced, therecan be multiple trace destinations. With multiple trace data sources,each source may be routed to one of n destinations. A novel way todetermine the export routing is to have the source provide thedestination of its data to trace merge logic along with its source IDand data. Packing logic uses this routing information to pack the datafor delivery to the desired destination, packing this data with otherdata destined for the same destination.

An alternate way to derive the routing information is to have the sourceID to drive a look-up table to determine the destination of the data.This destination information from the look-up is used by the packagingunit to prepare the data for export to one of n destinations.

The internal trace buffers used to record trace information to beexported are, in the previous art designed to record the information,and then have this information read by a host. In order to meetbandwidth requirements, the internal buffer may be operated as a FIFO inthe current implementation.

Bandwidth requirements for trace export can be high, and may requirededicated trace pins on the package. These pins may be reduced oreliminated, and the bandwidth requirements reduced by exporting thetrace data to the application memory using the standard applicationbusses instead of using dedicated trace pins.

1. A trace data generating apparatus comprising: a functional logicblock being tested; a gated clock generator; and a trace logic block. 2.The trace generating apparatus of claim 1, wherein: said functionallogic block being tested is operable to be placed in a self simulationstate.
 3. The trace generating apparatus of claim 2, wherein: said tracelogic block is operable to initiate a trace step by issuing an advancesignal to the gated clock generator; said gated clock generator isoperable to respond by issuing a clock signal to said functional logicbeing tested; said functional logic block is operable to communicate tosaid trace logic block the state changes resulting from said clocksignal; and said trace logic block if further operable to record thestate change data and issue a next advance signal thereby pacing saidfunctional logic being tested.
 4. A method of trace data generationcomprising the step of: placing a functional logic block being testedinto a self simulation mode.
 5. The method of claim 4, wherein:initiating a trace step by issuing an advance signal to a gated clockgenerator; issuing a clock signal to the functional logic being testedin response to said advance signal; communicating state changesresulting from said clock signal; recording the state change data; andissuing a next advance signal thereby pacing the functional logic beingtested.